

PAGE	TITLE
01	INDEX
02	BLOCK DIAGRAM
03	CLOCKS DIAGRAM
04	POWER DISTRIBUTION DIAGRAM
05	POWER FLOW DIAGRAM
06	STRAP & GPIO
07	POWER SEQUENCE DIAGRAM
08	INTERRUPT & PME DIAGRAM
09	CPU XDP
10	MCP- CLK/CTRL/MISC/DEBUG
11	MCP- DDR4 CHANNEL A & B
12	MCP- PCI/DMI/DDI
13	MCP- POWER CONNECTIONS
14	MCP- VSS
15	DDR4 CHA D0 XIMM4
16	DDR4 CHA D1 XIMM3
17	DDR4 CHB D0 XIMM2
18	DDR4 CHB D1 XIMM1
19	DDR RESET
20	PCH - (E)SPI/HDA/SMB/GPIO
21	PCH - GPIO/MISC
22	PCH - CLOCK
23	PCH - PWR/STRAP
24	PCH-PLL FILTER & DECOUPLING
25	SIO_1
26	SIO_2
27	SIO_3
28	SIO_4
29	SIO_5
30	BLANK
31	LEGACY-IO
32	ENT15 USB-C Header
33	TPM
34	BIOS
35	FAN HEADERS
36	PCI-E - x16
37	DISPLAY PORT 1
38	M2_2230_SOCKET1-KEYE
39	Security
40	Battery/CMOS
41	PWR CON/AUXLED
42	PLATFORM DEBUG
43	LEDs/METS
44	D8D6_CCG4 Controller
45	D8D6_Intel Jacksonville
46	D8D6_USB CHARGER
47	D8D6_USB POWER
48	BLANK
49	D8D6_DISPLAY PORT 2
50	D8D6_HOOD SENSE
51	D8D6_Single COM Port
52	D8D6_Rear Option Card
53	D8D6_NC NET TEST POINT
54	D8_CLINK Header
55	Input Current Monitor
56	Input PSU ID
57	UVP
58	System Power
59	+5V_GPIO
60	+1.8V_AUX
61	+1V_PCH
62	+VPP
63	+1P2V_VDDQ
64	+VTT_DDR
65	+12V_MAIN
66	+5V_MAIN & +3P3V_MAIN
67	+VCCIO
68	+VCCSA
69	+VCCIA CONTROLLER
70	+VCORE PHASE 1 & 2
71	+VCORE PHASE 3
72	+VGT Phase 1 & 2

PAGE	TITLE
73	BLANK
74	COMMON-PCH-DMI/PCIE/USB2-3
75	COMMON-PCH-SATA/PCIE/GPIO
76	COMMON-F-USB2-REDRIVER
77	COMMON-PWRBTN/SATA POWER
78	COMMON-AUDIO CODEC
79	COMMON-F-AUDIO
80	COMMON-PCIE - x4(SLOT4)
81	COMMON-PCIE - x1(SLOT2)
82	COMMON-HLOCK-THMAL SENSOR
83	COMMON-REAR USB3.1x4
84	COMMON-RJ45+USB2/INT-USB3
85	APUS_R-LINE IN OUT
86	APUS_F-TYPEC-REDRIVER
87	APUS_F-USB3.1
88	APUS_F-USB2.0/F-PANEL
89	APUS_F-HEADPHONE
90	APUS_PCIE - x1(SLOT3)
91	APUS_SATA
92	APUS_PCB/EMI CAP
93	APUS_M.2 2280-3M-FT ONLY
	Changelist_EE
	Changelist_PWR

Intel KabyLake Platform

KabyLake S CPU / KabyLake PCH-H

DO NOT DISTRIBUTE

BOM DISTRIBUTION RULE

Andromeda, Apus, Auriga, Aries, Carina, Crux
(BOM,BOM,BOM,BOM,BOM,BOM)


	Andromeda	Apus	Auriga	Aries	Crina	Crux
PCA P/N	901014-001	901017-001	901195-001	901192-001	901006-001	901010-001
SCH P/N	901015-000	901018-000	901196-000	901193-000	901007-000	901011-000
PCB P/N	901016-001	901019-001	901197-001	901194-001	901008-001	901012-001
PCB P/N	Q270	Q270	Q270	Q270		


www.altech1.ru

Marking	Description
I	Installed
NI	Not Installed
MP	Production Part ONLY
PROTO	Not For Production Part
CCL	Critical Components List


PCB AND SILKSCREEN COLOR		
Program Phase	Color of PCB	Silkscreen
DB1 (Design Build)	RED	YELLOW
DB2+	RED	WHITE
SI1 (System Integration)	LIGHT BLUE	YELLOW
SI2+	LIGHT BLUE	WHITE
PV1 (Production Validation)	GREEN	YELLOW
PV2+	GREEN	WHITE
MVB / PRODUCTION	GREEN	WHITE

Foxconn Restricted Secret


		HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.			
DRAWN BY		FOXCONN	
File		INDEX	
Size	Document Number	Rev	
Custom	901015-000	A	
Date: Wednesday, November 09, 2016		Sheet	1 of 92




Foxconn Restricted Secret

 HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.		DRAWN BY FOXCONN	
		Title BLOCK DIAGRAM	
Size	Document Number	Rev A	
Custom	901015-000		
Date: Wednesday, November 09, 2016		Sheet	2 of 92

Clock Diagram



Foxconn Restricted Secret

		HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.			
DRAWN BY FOXCONN			
Title CLOCKS DIAGRAM			
Size	Document Number	Rev	
Custom	901015-000	A	
Date: Wednesday, November 09, 2016		Sheet	3 of 92

POWER SUPPLY
+12V_CPU
+12V
-12V
+12V_AUX

VBAT 3.0
VCCRTC

+12V_CPU
+12V_CPU
+12V_DAUL
BATT1

CPU Core Switcher
3+2phase Switching
+VCCIA 63A 0V - 1.52V
+VCCGT 37A 0V - 1.52V

VCCSA Switcher
11A 1.05V

VCCIO Switcher
5.5A 0.95V

VCC_DDR Switcher
12.14A 1.2V

+VPP
2.24A 2.5V

+1.0V_PCH
10.66A 1.0V

+1P8V_+3P3V_PCH_GPPA Switcher
0.4A 1.8V

5V & 3.3V Switcher
+5V_AUX
14.462A
+3P3V_AUX
17.16

+3.3V_LPS
0.502A (LPS:0.00206A)

+VCCIA
+VCCGT

+VCCSA

+VCCIO

+VDDQ
+VTT
0.75A

+1.0V_AUX

P1V8_P3V3_PCH_GPPA

+5V_AUX/+5V_DUAL/+5V_MAIN/+5V_GPIO
+3P3V_AUX/+3P3V_MAIN

+3.3V_LPS

SLK (65W TDP)
+VCCIA 79A
+VCCGT 45A
+VCCSA 11.1A
+VCCIO 5.5A

SKL-S (5.92W TDP)
+1.0V_AUX 9.948A 9.948W
P1V8_P3V3_PCH_GPPA 0.038A 0.0684W
+3.3V_AUX 0.633A 2.0889W
+3.3V_LPS 0.204A 0.6732W
+3P3V_MAIN 7mA 23.1mW
+3V_BATT 1mA 3.3mW

SUPER I/O
+3.3V_AUX 95mA 313.5mW
+3V_BATT 1.5uA 3.3uW
+3.3V_LPS 10uA 33uW
+SIO_SPI_POWER 30mA 99mW
+IPOV_VCCST 10mA 10mW
P1V8_P3V3_PCH_GPPA 10mA 33mW

DDR4 DIMM x4
+VDDQ 12A 14.4W
+VPP 1A 0.6W

AUDIO
+5V_AUX 33mA
+3.3V_AUX 33mA

SPI EEPROM
+3.3V_AUX 30mA 0.1W

LAN
+3.3V_LAN 542mW

PARALLEL PORT
+5V 15mA 75mW

SERIAL PORT
+12V 1mA 12mW
+3P3V_AUX 50uA 165uW

PS2 KB/M
+5V_DUAL 50mA 250mW

PCIE SLOT x4
+3.3V_AUX 0.375A 1.2375W
+3.3V_MAIN 9A 29.7W
+12V 9.7A 116.4W


USB PORT x11
+5V_DUAL 3.0 X9 2.0 X2
9.1A 45.5W


HARD DRIVER
+12V 0.35A 4.2W
+5V 0.72A 3.6W

CD ROM
+12V 1.5A 18W
+5V 1.5A 7.5W

FAN
+12V 200mA 2.4W

Foxconn Restricted Secret

		HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.			
DRAWN BY FOXCONN			
Title POWER DISTRIBUTION DIAGRAM			
Size	Document Number	Rev	
Custom	901015-000	A	
Date:	Wednesday, November 09, 2016	Sheet	4 of 92



Foxconn Restricted
Secret

HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY: FOXCONN	
File: POWER FLOW	
Size: 801015-000	Rev: A
Date: Wednesday, November 09, 2016	Sheet: 5 of 101

I(°) means need to enable the interval FD by RDBS

I(*) error used to enable the internal PD by SIO

I(*) means need to enable the interval PD by BIOS

I(*) means used to enable the internal PD by ECM

I(*) must be used to enable the interval PD by NIOB

I(*) means send to enable the interval PD by RDS


[(*)] users need to enable the internal PD by R000

I(*) means need to enable the interval FD by R014

I(7) were used to enable the internal PD by 8100

I(*) means need to enable the internal PD by R000

POWER SEQUENCE DIAGRAM




Foxconn Restricted Secret

		HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION. THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY: FOXCONN			
Title: POWER SEQUENCE DIAGRAM			
Size: C	Document Number: 901015-000	Rev: A	
Date: Wednesday, November 09, 2016		Sheet: 7	of: 82

Interrupt & PME diagram


SPITFIRE



Foxconn Restricted Secret

HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY: FOXCONN	
Title: INTERRUPT & PME DIAGRAM	
Size: Document Number	Rev: A
Customer: 901015-000	
Date: Wednesday, November 09, 2016	Sheet: 8 of 92

MCP- CLK/ CTRL/ MISC/DEBUG



Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V

Foxconn Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**


Title	MCP- CLK/CTRL/MISC/DEBUG
-------	--------------------------

Size	Document Number
Custom	901015-000

Date: Wednesday, November 14, 2018

Sheet	10	of	92
-------	----	----	----

ev
A




MCP - PEG, DMI, DDI


Design Note

Note 1


Place Stitching Cap for PEGx16 @ crossing point area
Place Stitching Cap for DMI @ crossing point area




STITCHING CAP for PEGx16 Note 1



STITCHING CAP for DMI Note 1



www.aitech1.ru



Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V

Foxconn Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY FOXCONN


Title MCP- PC/DMI/DDI

Size Document Number
Custom 901015-000

Date: Wednesday, November 09, 2016

Sheet 12 of 92

Rev A



Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V

HP

HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY
FOXCONN

Title
MCP- POWER CONNECTIONS

Size
22uF


Document Number
901015-000

Rev
A


Date: Wednesday, November 09, 2016

Sheet
13

of
92



Foxconn Restricted Secret

		HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.			
DRAWN BY FOXCONN			
Title MCP- VSS			
Size	Document Number	Rev	
Custom	901015-000	A	
Date: Wednesday, November 09, 2016		Sheet	14 of 92

DDR4 CHA D0 XIMM4

Note 1 Note 2

Design Note

Note 1


SPD ADDRESS: 011
SMBUS ADDRESS: A6

Note 2


BOM DISTRIBUTION RULE

Andromeda, Apus, Auriga, Aries, Carina, Crux
(BOM,BOM,BOM,BOM,BOM,BOM)

CHA-D0-XMM4



Decoupling CAP



Foxconn Restricted Secret

Project		HP RESTRICTED (HP RESTRICTED SECRET)	
Andromeda	V	THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
Apus	V	DRAWN BY: FOXCONN	
Auriga	V	Title: DDR4 CHA D0 XIMM4	
Aries	V	Size: C	
Carina	X	Document Number: 901015-000	
Crux	X	Rev: A	
Date: Wednesday, November 09, 2016		Sheet: 15 of 82	

DDR4 CHA D1 XIMM3

Note1 Note 3







Design Note

Note 1
SPD ADDRESS: 010
SMBUS ADDRESS: A4

Note 2
XMM3-D4 only for D4 projects

Note 3
BOM DISTRIBUTION RULE
Andromeda, Apus, Auriga, Aries, Carina, Crux
(BOM,BOM,BOM,BOM,BOM,BOM)

CHA-D1-XMM3



Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V

HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY: FOXCONN

File: DDR4 CHA D1 XIMM3

Size: C Document Number: 901015-000

Date: Wednesday, November 09, 2016

Sheet: 16 of 82

Rev: A

[Note 1](#) [Note 2](#)


Note 1


Note 2

Andromeda, Apus, Auriga, Aries, Carina, Crux
(BOM,BOM,BOM,BOM,BOM,BOM)

Note 2

Andromeda, Apus, Auriga, Aries, Carina, Crux
(BOM,BOM,BOM,BOM,BOM,BOM)

 **HR RESTRICTED /HR RESTRICTED S**

	HP RESTRICTED (HP RESTRICTED SECRET)	
	THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY FOXCONN		
Title DDR4 CHB D0 XIMM2		
Size	Document Number	Rev
C	901015-000	A
Copyright © 2015 Hewlett-Packard Development Company, L.P. All rights reserved.		

[Note 1](#) [Note 3](#)

Note 1
SPD ADDRESS: 000
SMBUS ADDRESS: A0

Note 2


XMM1-D4 only for

1. *Journal of the American Medical Association*, 2000; 283: 2689-2693.

Note 3

BOM DISTRIBUTION RULE

Andromeda, Apus, Auriga, Aries, Carina, Crux
(BOM,BOM,BOM,BOM,BOM,BOM)



XMM1-D4 NI,NI,NI,NI,I,I
DDR IV_288P_GF_Black
AH08821-39B1G-4F
CCL=Y

 HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY

	FOXCONN
Title	DDR4 CHB D1 XIMM1

Size	Document Number
8	201015-000

C	901015-000
Date: Wednesday, November 09, 2016	

Date: Wednesday, November 09, 2016

Sheet 18 of 92

A


DDR RESET

Design Note

Note 1
Place these circuit close to DIMM

DDR4 DRAMRST# BUFFER CIRCUIT

Note 1



Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title **DDR_RESET**


Size B Document Number 901015-000

Date: Wednesday, November 09, 2016

Sheet 19 of 92

Rev A

Note 1
Board Revision ID [1:0]



HPGP_THEM_DET# Change to TP only in Page88. D8
TWR do not support Cabled Ambient Sensor.
SIO1287654



Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V



THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

FOXCONN

Title	PCH - (E)SPI/HDA/SMB/GPIO
-------	---------------------------

Size	Document Number
------	-----------------

C	901015-000
---	------------

Date: Wednesday, November 09, 2016

Sheet 20 of 92

A

PCH - GPIO/MISC

Design Note

Note 1

Place R901 close to PCH
Place C219 close to PCH
Place C218 close to PCH
Place R336 close to Tpoint

Note 2

SRCLKREQ#[15:0] to CLKOUT_PCIE_P/N[15:0] Mapping Requirements

SRCLKREQ#[7:0] signals can be mapped to any of the CLKOUT_PCIE_P/N[7:0] differential clock pairs

SRCLKREQ#[15:8] signals can be mapped to any of the CLKOUT_PCIE_P/N[15:8] differential clock pairs


Note 3

C58 place to CPU area as closed as possible


C221 place to PCH area as closed as possible

R335, R403, R405, R406, Q22 Place together and close to PCH
R334, R339, Q21, R401 Place together. Avoid colse to Vcore Vin and other PWR Phase

R172 and C220 Place close to Vocore Controller (PU100)



PCH - CLOCK DISTRIBUTION



Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

	PERSON
Title	PCH - CLOCK


Size	Document Number
Custom	001015 000

Custom 901015-000


Rev
A

SKYLAKE Decoupling & filter

FILTER



V1.0A




V3.3 DSW



VccPGPPA




V1.8A / V3.3A




V1.8A / V1.8S / V3.3S



V3.3A



VCCRTC



Power Plane Isolation

Need to update for SLK

Voltage	Interface	PCH Pins sharing power rail
VCC_PCH 1.05V	Core	U26, U25, U23, U21, V26,
	PCIe/SATA/ USB3	T19, T20, F22, P23, P25, F26, P28, P14, P16, P17
	GPIO/LPC	AC12
	FDI	M14
	DIFFCLK	U12, V14 W14 AB2
	SSC	T16, V16 AA16, W16
	USB2	AF19, AF20, AF22, AF23, AP22
PCH 3.3V Standby	SUS	AM33, AN33
	USB2	AH18, AH20, AH22, AJ20, AK20
	AZALIA	AW26
	USB3	P20
	RTC	AP35
PCH 3.3V	CLK	AM7, AM9, AP5, AP7, AR4, AT5, AV4, AW4, AW9, AG12, AK11,
	HVCMOS	AG1
	PCIe	AV3, AW3
	Core	U30, W30
	Fuse	AF26

Foxconn Restricted Secret

HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title **PCH-PLL FILTER & DECOUPLING**

Size Document Number
Custom 901015-000


Date: Wednesday, November 09, 2016

Rev **A**







Sheet 24 of 92

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V

SIO5-B



www.aitech1.ru



Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V

Foxconn Restricted Secret

HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY: FOXCONN	
File: SIO_2	
Size	Document Number
C	901015-000
Date: Wednesday, November 09, 2016	Sheet 26 of 82
Rev	A

SIO_3

PCA Board ID

12V_VSB_COMP - ENT17 +12V_CPU Monitor - ENT17

COMP1/3

COMP2 +12V - ENT17

COMP3 Sure Start Discharge

Design Note

Note 1

R108/R876/R875/R874 co-lay
R107/R879/R878/R877 co-lay
R105/R858/R859/R860 co-lay
R106/R854/R856/R857 co-lay

PCA_ID Resistor values

PCA	PCA_ID	ML_STR2 pin		ML_STR1 pin	
		R108 PU 1%	R107 PD 1%	R105 PU 1%	R106 PD 1%
Andromeda	00h	NI	10K	NI	10K
Apus	01h	NI	10K	69.8K	10K
Aries	02h	NI	10K	30.1K	10K
Auriga	11h	69.8K	10K	69.8K	10K
	04h	NI	10K	16.5K	16.5K
Carina	05h	NI	10K	10K	16.5K
Crux	06h	NI	10K	10K	30.1K
	7	NI	10K	10K	69.8K

Andromeda, Apus, Auriga, Aries, Carina, Crux
(BOM,BOM,BOM,BOM,BOM,BOM)

Foxconn Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY

FOXCONN

Title

SIO_3

Size
B

Document Number
901015-000





Rev
A

Date: Wednesday, November 09, 2016

Sheet 27 of 92

www.aitech1.ru

Chassis ID



Change CROWBARD circuit follow HP request. R603 PWR change to +12V_MAIN and its divider circuit connect to SIO_12VIN. R521 PWR change to +12V_ALW and its divider circuit connect to SIO_12VSB_COMP. SIO1296502

Project


Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V

Design Note


Note 1: E20 Footprint

MVB
HDT_2X10_50_MVB


THERMAL SENSORS (SIO15)



THERMTRIP#



SIO eSPI Power



Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title

SIO 4

Size	Document Number
Custom	901015-000


Date: Wednesday, November 09, 2016

Sheet	28	of	92
-------	----	----	----


Rev
A

SIO5

PCIE_RST




BLEED OFF 3.3V / 5V /12V



Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V

Foxconn Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY
FOXCONN

Title
SIO_5

Size A

Document Number
901015-000

Rev
A

Date: Wednesday, November 09, 2016

Sheet 29 of 92

www.aitech1.ru

Foxconn Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY FOXCONN

Title
BLANK

Size B	Document Number 901015-000	Rev A
-----------	-------------------------------	----------

Date: Wednesday, November 09, 2016	Sheet 30 of 92
------------------------------------	----------------

ENT15 USBC Header


Note 1

Design Note

Note 1

Only Applied to D800 and D600

Footprint Only for D400



www.aitech1.ru

Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	X
Crux	X



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY FOXCONN

Title
LEGACY-IO

Size A Document Number
901015-000

Rev
A



Date: Wednesday, November 09, 2016

Sheet 32 of 92

TPM

For SLB9670 TPM SPI signal

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title

TPM

Size A Document Number 901015-000

Rev A




Date: Wednesday, November 09, 2016

Sheet 33 of 92


Foxconn Restricted Secret

Foxconn Restricted Secret


BIOS



PCH+ SIO SHD SPI ROM (U19)



SIO15 Privately SPI ROM (U68)



Design Note

Note 1

- Place R780 close to U19 within 1000 miles
- Place R347 close to U19 within 1000 miles
- Place R348 close to U19 within 1000 miles
- Place R352 close to U19 within 1000 miles
- Place R346 close to U19 within 1000 miles
- Place R779 close to U19 within 1000 miles

Note 2

Place R539 close to SIO15.Pin82 within 1000 mils
Place R541 close to SIO15.Pin79 within 1000 mils
Place R542 close to SIO15.Pin80 within 1000 mils
Place R543 close to SIO15.Pin83 within 1000 mils

Note 3

- Place R254 at Tpoint
- Place R422 at Tpoint
- Place R423 at Tpoint
- Place R424 at Tpoint

Note 4

U19 and U68 Property
NPI: DIP
MVB: SMD

Note 5

SIO SHD SPI routing is treat as 2nd flash device

SHD_SPI_MISO, R543 L 33 5% 0402 << SHD_SPI_MOSI [25] >> SHD_SPI_MISO [25] <I015.Pin#3

Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP

DRAWN BY **FOXCONN**

Title	BIOS
-------	------

Size	Document Number
Custom	901015-000

Date: Wednesday, November 09, 2016


Re	
----	--

Rear Chasis FAN

Color: Red

D8 SFF would not support system FAN


Foxconn header footprint has been updated. Need to check. [P8/P11/P125]



CPU FAN

Color: White

Foxconn header footprint has been updated. Need to check. [P8/P11/P125]



www.aitech1.ru

Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title **FAN HEADERS**





Size Document Number
Custom 901015-000

Rev **A**

Date: Wednesday, November 09, 2016

Sheet 35 of 92

PCI EXPRESS X16 SLOT1



SRCCCLKREQ#[15:0] to CLKOUT_PCIE_P/N[15:0] Mapping Requirements

SRCCCLKREQ#[7:0] signals can be mapped to any of the CLKOUT_PCIE_P/N[7:0] differential clock pairs


SRCCCLKREQ#[15:8] signals can be mapped to any of the CLKOUT_PCIE_P/N[15:8] differential clock pairs

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V



Foxconn Restricted Secret

HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY FOXCONN	
Title PCIE - x16	
Size	Document Number
Custom	901015-000
Date: Wednesday, November 09, 2016	Sheet 36 of 92
Rev	A


DISPLAY PORT



ESD suppressor



PIN13		FUNCTION
DP	DONGLE	
L	X	DEVICE_C_DETECT
X	H	DEVICE_C_DETECT_N



Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V

HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY: **FOXCONN**

Title: **DISPLAY PORT 1**

Size: Document Number
Custom: 901015-000


Date: Wednesday, November 09, 2016

Sheet: 37 of 92

Rev: **A**

M2_2230_SOCKET1-KEYE

Note 2



Design Note

Note 1

Place C26 close to J38.2 and J38.4
Place C750 close to J38.2 and J38.4
Place C16 close to J38.2 and J38.4
Place C78 close to J38.72 and J38.74
Place C749 close to J38.72 and J38.74
Place C15 close to J38.72 and J38.74
Place C751, C855, C756 close to J38


Note 2

Place L7, R133, R139 close to J38

Note 3


Pin56 OF J38 allows Hardware to disable Wi-Fi
Pin54 OF J38 allows Hardware to disable BT

M.2 2230 Power Circuit



M.2 HW Config and Power Cap

Note 1



Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V

HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY: FOXCONN	
File: M2_2230_SOCKET1-KEYE	
Size: C	Document Number: 901015-000
Date: Wednesday, November 09, 2016	Sheet: 38 of 82
Rev: A	

PASSWORD JUMPER

Have to take care the location

@E49(1-2)



Jumper_2P_15u_Green

I

E49



Header_1X2_15u_Black

I

JUMPER ON:PASSWORD ENABLE

+3.3V_MAIN



I

R484

300_5%

0402

I

E49_PASSWORD_EN_PU

<<PASSWORD_EN [20]

R485

8.2K_5%

0402

I

www.aitech1.ru

Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title
Security

Size A Document Number
901015-000


Rev
A

Date: Wednesday, November 09, 2016


Sheet 39 of 92

DO NOT exceed 3.2V

BATTERY



CLEAR CMOS BUTTON




CAD NOTE:
The PCB must have this
silkscreen for HPQ

This circuit disables the clear CMOS
function when system is powered



Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V

 HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY FOXCONN	
Title Battery/CMOS	
Size A	Document Number 901015-000
Date: Wednesday, November 09, 2016	Rev A
Sheet 40 of 92	


PWR CON/AUXLED

Design Note


Note 1:

Place R146 close to SIO Side to minimize the trace length


System Power Connector (P1)



CPU Power Connector (P3)



HP 12V Power Connector (P2)




Aux Power LED - Ent11



PWROK

Note 1



Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY FOXCONN

Title PWR CON/AUXLED

Size Document Number

Custom 901015-000

Rev A

Date: Wednesday, November 09, 2016

Sheet 41 of 92

PLATFORM DEBUG HEADER


Design Note

Note 1

If COM2 is used for opt i on modu e
both opt i on and debug header
connect with same GPIO detect i on
signal

Note 2


For LPC
E23.Pin2 connect to SER_IRQ, and NI R898
E23.Pin5, Change to PD with 47Kohm





www.aitech1.ru

Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V

 HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY FOXCONN	
Title PLATFORM DEBUG	
Size B	Document Number 901015-000
Date: Wednesday, November 09, 2016	Rev A
Sheet 42 of 92	

PCA LEDs




www.aitech1.ru

Table 27-4. Pin Location for Dual-in-Line header

Signal Name	Pin		Pin	Signal Name
VccSus3_3	1	o	2	SLP_S3#
VccDSW3_3	3	o	4	SLP_S5#
SLP_S4#	5	o	6	SLP_A#
VccDSW3_3	7	o	8	GND
RTCRST#	9	o	10	GND (for RTCRST#)
PWRBTN#	11	o	12	GND (for PWRBTN#)
SYS_RESET#	13	o	14	GND (for SYS_RESET#)
SLP_S0#	15	o	16	NC
NC	17	o	18	NC

METS/APS TEST HEADER



ME DEBUG HEADER



Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	V
Crux	V

HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY FOXCONN	
Title LEDs/METS	
Size	Document Number
Custom	901015-000
Date: Wednesday, November 09, 2016	Sheet 43 of 92
Rev	A

FRONT TYPEC PD Controller - DFP Only

Design Note

Note 1

DFP Mode:
ID1 = L5 ; ID2 = L1
DFP+DP Mode
ID1 = L5 ; ID2 = L2

L0 = 0V
L1 = VDD/8
L2 = 2VDD/8
L3 = 3VDD/8
L4 = 4VDD/8
L5 = 5VDD/8
L6 = 6VDD/8
L7 = 7VDD/8


Note 2

SMBUS ADDRESS

08 (when SWD CLK = floating)
40 (when SWD CLK = low)
42 (when SWD CLK = high)

The first will be 40 and the second will be 42
If have 2 Type-C controllers:
- 40 will be Dual Port controller.
- 42 will be Single Port controller.


Leakage Voltage Protection for CC




SMBus/INT# Pull-Up

Already PU @ SIO Page26


PD Controller HW Setting



PD Controller HW Setting Change List 1&2




OCP Protection for VCONN




MOD_ID Selection


Note 1 Change List 3




PD VIN Decoupling CAP



Debug Header




VBUS Monitor



SMBus Address Config.

Note 2



Foxconn Restricted Secret

Change List

Following CCG4 Unified Schematics _HPv7_040816 to update

1. Remove OVP Trip From CCG4 circuit. OVP can be floating
2. VBUS CTRL directly connect to Power Switch.
3. Add MOD_ID selection or difference configuration mode Please refer to Design Note
4. Remove R104, U6, C58 for Item1&2 5. Add R369, R383, R370, R384 for Item3

Project

Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	X
Crux	X



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY

FOXCONN

Title

D8D6_CCG4 Controller

Size

Document Number

901015-000

Rev

A

Date: Wednesday, November 09, 2016

Sheet 44 of 92

D8D6 Intel Jacksonville

Design Note

Note 1

C266, C679, C616, C48 Place close to U10
C47 Place close to U10.16
C48 Place close to U10.22

Note 2


C328 Place close to U10.15
C56, C668 Place close to U10

Note 3

Trace keep short and wide


Note 4

C156 PLACE NEAR VDD PINS
R242 PLACE NEAR Pin5.




LAN Power Circuit

Power Consumption
[S0] 3.3V / 132 mA
[Sx][WOL Enable] 3.3V / 48mA
[Sx][WOL Disable] 3.3V / 2.5mA
[Sx][WOL/LAN Disable] 3.3V / 0mA



LAN Cable Detect Circuit



Foxconn Restricted Secret

Project	
Andromeda	\
Apus	\
Auriga	\
Aries	\
Carina	>
Crux	>



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**


	Title
	D8D6 Intel Jacksonville

Size	Document Number
2	00000000

Date: Wednesday, November 09, 2016 Sheet 45 of 9

Rev	
-----	--

USB CHARGER





INPUT/OUTPUT CAP

USB Charger HW Config

www.aitech1.ru

Note 2



Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	X
Crux	X



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY FOXCONN

Title D8D6_USB CHARGER

Size Document Number Custom 901015-000


Date: Wednesday, November 09, 2016

Sheet 46 of 92


Rev A

USB POWER


LAN+USB2x2




REAR USB POWER FOR USB3.0x2




FRONT(P26) USB POWER for USB3.0




REAR USB POWER FOR USB3.0x2



FRONT(P24) USB POWER for USB2.0





MEDIA(P152) USB POWER For USB3



GPIO Power Well = DSW
or SUS
Need to use SIO GPIO

GPIO	5V_USB_SB_EN#
H	Switich On
L	Switich Off



Foxconn Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY

BY **FOXCONN**

Title	D8D6_USB POWER
-------	----------------

Size	Document Number
------	-----------------


C	901015-000
---	------------

A


Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	X
Crux	X

www.aitech1.ru





Foxconn Restricted Secret

		HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY FOXCONN			
Title BLANK			
Size B	Document Number 901015-000		Rev A
Date: Wednesday, November 09, 2016		Sheet	48 of 92

DISPLAY PORT



ESD suppressor



PIN13		FUNCTION
DP	DONGLE	
L	X	DEVICE_D_DETECT
X	H	DEVICE_D_DETECT_N

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	X
Crux	X

Foxconn Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title	D8D6_DISPLAY PORT 2
-------	---------------------


Size	Document Number
Custom	901015-000

Rev
A

Date: Wednesday, November 09, 2016	Sheet	49	of	92
------------------------------------	-------	----	----	----

HOOD SENSE CIRCUIT

Have to take care the location



Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	X
Crux	X



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title
D8D6_HHOD SENSE

Size A Document Number
901015-000

Rev
A

Date: Wednesday, November 09, 2016

Sheet 50 of 92

SINGLE COM PORT Note 1

Design Note

Note 1

Only Applied to D800 and D600

Note 2

Using PortA = Black Header


Using PortB = White Header

Note 3

PINOUT

P52 1ST Serial


1 DTR#	2 RXD
3 CTS#	4 DSR#
5 TXD	6 RI#
7 GND	8 GND
9 RST#	10 KEY
11 DCD#	12 +5V_VSB
13 +5V_MAIN	14 COMM x DET#



Note 2

Note 3

HW PU/PD Config



Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	X
Crux	X



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title
D8D6_Single COM Port

Size A Document Number
901015-000

Rev
A

Date: Wednesday, November 09, 2016

Sheet 51 of 92

Rear Option Card

Note 1

Design Note


Note 1

Only Applied to D800 and D600


TABLE 58:
P72/P73 - EXTEN I/O PIN DEFINITION - ENT17

Pin #	Signal Name	Signal Name	Pin #
1	+3.3V _{MAIN}	DDI_TXP0	2
3	+3.3V _{MAIN}	DDI_TXN0	4
5	GND	GND	6
7	+5V _{MAIN}	DDI_TXP1	8
9	+5V _{MAIN}	DDI_TXN1	10
11	GND	GND	12
13	+5V_AUX	DDI_TXP2	14
15	+5V_AUX	DDI_TXN2	16
17	+5V_AUX	GND	18
19	+5V_AUX	DDI_TXP3	20
21	+5V_AUX	DDI_TXN3	22
23	+5V_AUX	GND	24
25	+5V_AUX	DDI_AUXP	26
27	GND	DDI_AUXN	28
29	GND	GND	30
31	GND	CTRLCLK	32
33	GND	CTLDATA	34
35	CTS	DP_HPDI	36
37	DTR	USB Type-C INT	38
39	DSR	SMBus_CLK(AUX mode)	40
41	DCD	SMBus_DATA(AUX mode)	42
43	TXD	GND	44
45	RXD	USB 3.1 TX	46
47	RTS	USB 3.1 TX	48
49	R#	GND	50
51	USB Type-C card detection	USB 3.1 RX	52
53	DP Card detection	USB 3.1 RX	54
55	HDMI card detection	GND	56
57	VGA card detection	USB 2.0 D	58
59	Serial port detection	USB 2.0 D	60


Rear Daughter Card Connector: VGA/HDMI/TYPEC/DP




Rear Daughter Card HW PU/PD Config



Rear Daughter Card Decoupling CAP



Rear Daughter Card Stand Off




www.aitech1.ru

Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	X
Crux	X


HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY FOXCONN	
Title D8D6_Rear Option Card	
Size B	Document Number 901015-000
Date: Wednesday, November 09, 2016	Rev A
Sheet 52	of 92



www.aitech1.ru

Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	X
Crux	X

 HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY FOXCONN	
Title D8D6_NC NET TEST POINT	
Size A	Document Number 901015-000
Date: Wednesday, November 09, 2016	
Sheet 53 of 92	
Rev A	


CLINK Header Note 1

Design Note

Note 1

D8 Footprint Only

D6 Footprint Only



Foxconn Restricted Secret

Project	
Andromeda	V
Apus	V
Auriga	V
Aries	V
Carina	X
Crux	X



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title
D8_CLINK Header

Size
A Document Number
901015-000


Rev
A

Date: Wednesday, November 09, 2016


Sheet 54 of 92

Input Current Monitor

Place this circuit close to SIO Pin43



Place this circuit close to CPU VR



Foxconn Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title	Input Current Monitor
-------	------------------------------


Custom	795207-000
--------	------------

Size	Document Number
	Wednesday, November 09, 2016


Date:	Sheet	55	of	92
-------	-------	----	----	----

Rev
A

Input PSU ID



www.aitech1.ru



Foxconn Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title	Input PSU ID
-------	--------------

Custom	901015-000
--------	------------

Size	Document Number
	Wednesday, November 09, 2016


Date:

Sheet 56 of 92


Rev
A

A

UVP Throttling



Over-current circuit




www.aitech1.ru

Foxconn Restricted Secret

HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION. THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY: FOXCONN	
Title: UVP Throttling	
Size: 801015-000	Rev: A
Date: Wednesday, November 09, 2016	
Sheet: 57	of: 92


System Power




+5V_GPIO

www.aitech1.ru

Foxconn Restricted Secret

		HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.			
DRAWN BY FOXCONN			
Title +5V_GPIO			
Size Custom	Document Number 901015-000	Rev A	
Date: Wednesday, November 09, 2016		Sheet	59 of 92

+1.8V_AUX



Foxconn Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title
+1.8V_AUX


Size
Document Number
901015-000

Date: Wednesday, November 09, 2016

Sheet 60 of 92

Rev
A


+1.0V_PCH




Foxconn Restricted



HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY FOXCONN	
+1.0V_AUX	
Doc Customer	Document Number 901015-000
Date	Wednesday, November 08, 2018
Page	61 of 62
Rev	A

+VPP



Foxconn Restricted


 HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY FOXCONN	
Title +VPP	
Size Custom	Document Number 901015-000
Date: Wednesday, November 09, 2016	
Sheet 62	of 92
Rev A	

+1.2V_VDDQ

Foxconn Restricted


HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY: FOXCONN	
File: +1P2V_VDDQ	
Size: Custom	Document Number: 796207-000
Date: Wednesday, November 09, 2016	Rev: A
Sheet: 63	of: 92

DDR_VTT



www.aitech1.ru

Pd Internally Limited
IC Pd=(125-25)/55=1.82w
actual Pd=(1.2-0.6)*1.12=0.672w



The Qty output cap should be careful
INTEL: the latest modeling shows step load size 6-9x higher than it's shown in PDG
1.0 for Aztec City CRB

Foxconn Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY FOXCONN


Title +VTT_DDR

Size Document Number
Wednesday, November 09, 2016

Date: Sheet 64 of 92

Rev
A

+12V



Foxconn Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP

DRAWN BY FOXCONN


Title	+12V MAIN
-------	------------------

Size	Document Number
C	Wednesday, November 09, 2016

Date: _____ Sheet 65 of 91


Re

+3.3V



+5V

www.aitech1.ru



Foxconn Restricted



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY FOXCONN

Title	+5V_MAIN & +3P3V_MAIN
-------	----------------------------------

Size	Document Number
Custom	901015-000


Date: Wednesday, November 09, 2016

Sheet	66	of	92
-------	----	----	----


Rev
A

+VCCIO

Frequency setting
 $F_{se}(KHz) = 38000 \cdot V_o / PR623$
 $= 481.3 KHz$




www.aitech1.ru



Foxconn Restricted



HP RESTRICTED (HP RESTRICTED SECRET)

 THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.


DRAWN BY **FOXCONN**

Title	+VCCIO
-------	--------


Size	Document Number
Custom	901015-000
Date: Wednesday, November 09, 2016	

Sheet 67 of 92

Rev
A




VCORE PHASE1~2



+VCCIA

70A/100A	95W
61A/79A	65W



FOXCONN Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title	+VCORE PHASE 1 & 2
-------	-------------------------------

Size	Document Number
Custom	795207-000


Date: Wednesday, November 09, 2016

Date: Wednesday, November 09, 2016 Sheet 70 of 92

Sheet	70	of	92
-------	----	----	----

**Rev
A**

VCORE PHASE3



www.aitech1.ru

FOXCONN Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP

DRAWN BY **FOXCONN**

+VCORE PHASE 3


Size	Document Number
Custom	795207-000

Date: Wednesday, November 09, 201


Sheet 71 of 92

Rev
A

VGT PHASE1~2



www.aitech1.ru



FOXCONN Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title	+VGT PHASE 1 & 2
-------	-----------------------------

Size	Document Number
Custom	795207-000


Date: Wednesday, November 09, 2016

Date: Wednesday, November 09, 2016


Sheet 72 of 92

www.aitech1.ru

Foxconn Restricted Secret

		HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.			
DRAWN BY FOXCONN			
Title BLANK			
Size A	Document Number		Rev A
Date: Wednesday, November 09, 2016		Sheet 73 of 95	

G31	PCIEX_TXP	USB3_5_RXP	A16	USB3_RXDN5 [66]
G31	PCIEX_RXN / SATA0A_RXN	USB3_5_TXN	B16	USB3_RXDN6 [66]
G31	PCIEX_RXP / SATA0A_RXP	USB3_6_RXN	C15	USB3_TXDP5 [67]
G31	PCIEX_TXN / SATA0A_TXN	USB3_6_RPN	D15	USB3_RXDN6 [67]
G32	PCIEX_TXP / SATA0A_TXP	USB3_6_TXN	E15	USB3_RXDP6 [67]
G32	PCIEX_RXN / SATA1A_RXN	USB3_6_RPN	D17	USB3_TXDP6 [67]
G32	PCIEX_RXP / SATA1A_RXP	USB3_6_TXN		
E61	PCIEX_TXN / SATA1A_TXN			
B21	PCIEX_RXN / SATA1A_RXN			
B21	PCIEX_RXP / SATA1A_RXP			
B21	PCIEX_TXN / SATA1A_TXN			



THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

Date: Wednesday, November 09, 2016	Sheet	74	01	95
------------------------------------	-------	----	----	----

Design Note

OC# MAP config	D8 TWR	D6MT/D8SFF	D4-MT
OC0#	J9	J9	J9
OC1#	P26	J70/J71	J70/J71
OC2#	P24 Charger	J90 Charger	N/A
OC3#	P72	P72	N/A
OC4#	J10-P3/P4	J10-P3/P4	J10-P3/P4
OC5#	P27	J210	N/A
OC6#	J10-P1/P2	J10-P1/P2	J10-P1/P2
OC7#	P24 Common P152	J91 P152	P150

- M.2 SSD Card support on Andromeda is PCIe Port 21-24
- M.2 SSD Card support on Apus is PCIe Port 17-20
- M.2 SSD Card support on Aries is PCIe Port 17-20
- M.2 SSD Card support on Auriga is PCIe Port 17-20



CCL=Y
BGA_885_906X945


Note 1




THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

Rev
A

Power Status LED (CR14)




HDD LED (CR15)



Resistor Path is only for D8 due to M.2 2280 Footprint only

Power Button



SIO_BEEP


Move to CODEC Page for core design leverage

VLPS and PWRBTN# must be in 0.6V difference

must be in 0.6V difference

www.aitech1.ru

SATA POWER



For EMI

+5V_AUX C293 place close to C532
C300 place close to P63

FOXCONN Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY

BY **FOXCONN**

Title

REAR-U3.1 REDRIVER-COMMON

Size	Document Number
Custom	

Rev
A

Date: Wednesday, November 09, 2016

Sheet	77	of	95
-------	----	----	----

HD AUDIO CODEC

Design Note



PortABC (Merged Mode): Front Panel CTIA Headset/ HP retask to MIC/Lineln

PortD: Front Panel Fix HP

PortI: Rear LineOut

PortE: Rear LineIn (Retask to MIC)

PortG: Mono Class D internal Speaker





www.aitech1.ru

CODEC AMP CONTROL CIRCUIT

PC BEEP



Rear LineIn/MicIn BIAS



Rear LineOut with Anti-Pop


SENSE A

INTERNAL SPEAKER




Foxconn Restricted Secret

CTIA Headset UAJ(Universal Audio Jack)





FOXCONN Restricted Secret

 HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.		DRAWN BY	
		FOXCONN	
Title		REAR RJ45/USB3.0 x2	
Size	Document Number	Rev	
Custom		A	
Date:	Wednesday, November 09, 2016	Sheet	79 of 95


NI
FOXCONN 2EG3217-73W2-4H
COLLY

www.aitech1.ru




STD PClex4 Slot-64P
colay with J42

Foxconn Restricted Secret


		<p>HP RESTRICTED (HP RESTRICTED SECRET)</p> <p>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</p>	
DRAWN BY FOXCONN			
Title PCIE - x4(SLOT4)-COMMON			
Size	Document	Number	Rev
Custom			A
Date:	Wednesday, November 09, 2016		Sheet 80 of 95

Note 2
J42=FOXCONN_2EG73217-73W2-4H, Hold Pin1 is NP, Hold Pin2 is PTH


PCI EXPRESS X1 SLOT2





PCI EXPRESS X1 SLOT2 Decoupling CAP




Foxconn Restricted Secret

 HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.		DRAWN BY	
		FOXCONN	
Title		PCIE - x1(SLOT2)-COMMON	
Size	Document Number	Rev	
Custom		A	
Date:	Wednesday, November 09, 2016	Sheet	81 of 95






REAR USB2.0 ESD Component



REAR USB3.0 ESD Component



Foxconn Restricted Secret

HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **FOXCONN**

Title **REAR/RJ45/MEDIA USB**


Size Document Number Custom

Date: Wednesday, November 09, 2016 Sheet 83 of 95


Rev **A**

LED's:
10MHz/100MHz/1GHz : Green
Active LED: Amber


REAR LAN + USB2.0 X2




LAN USB ESD Component




INTERNAL USB3 Header



INTERNAL USB3 ESD Component







D8 FIO CABLE TP





Foxconn Restricted Secret

		HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.			
DRAWN BY FOXCONN			
Title RJ45+USB2/INT-USB3-COMMON			
Size	Document Number	Rev A	
Date: Wednesday, November 09, 2016	Sheet 84 of 95		



TYPEC USB2 ESD Component



Foxconn Restricted Secret

HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY

FOXCONN

Title

F-TYPEC-REDRIVER

Size

Document Number

Date: Wednesday, November 09, 2016








Sheet 86 of 95

Rev


A

FRONT1 USB 3.0 x 1 (CHARGER PORT)


P26 USB 3.0 - Common Parts




Foxconn Restricted Secret

		HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.			
DRAWN BY		FOXCONN	
Title		F-USB3.1-REDRIVER	
Size	Document Number	Rev	
Custom		A	
Date:	Wednesday, November 09, 2016	Sheet	87 of 95


Front Power Button



Front Power LED



FRONT HDD LED







Chassis ID



Front USB2


P24 USB 2.0 - Common Parts




www.aitech1.ru

Foxconn Restricted Secret


		HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY FOXCONN			
Title F-USB2.0/F-PANEL			
Size	Document	Number	Rev A
Date: Wednesday, November 09, 2016		Sheet	88 of 95



Foxconn Restricted Secret


		HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.			
DRAWN BY FOXCONN			
Title F-HEADPHONE			
Size Custom	Document Number		Rev A
Date: Wednesday, November 09, 2016		Sheet 89 of 95	

PCI EXPRESS X1 SLOT3



TPVIA410 NOBOM
TPVIA5 NOBOM


www.aitech1.ru
PCI EXPRESS X1 SLOT3 Decoupling CAP




Foxconn Restricted Secret

HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY FOXCONN	
Title PCIE - x1(SLOT3)	
Size Custom	Document Number 95
Date: Wednesday, November 09, 2016	Sheet 90 of 95
Rev A	


SATA Port1




SATA Port4



SATA Port2



SATA Port3



FOXCONN Restricted Secret



HP RESTRICTED (HP RESTRICTED SECRET)

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION
THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.

DRAWN BY

FOXCONN

Title

SATA

Size

Document Number

Rev



A

Date: Wednesday, November 09, 2016

Sheet 91 of 95

PCB1
Printed
Circuit
Board

PCB_REV:A
CCL=Y
4-Layer PCB,Color With Green Soldermask,White Silkscreen,NPG-TL,ML1,11.844X9.6 inch,Rev:A,ROHS,HF
0101DET05-35K-H



CHECK

[71] VRM_PHASE3_20 <<< TP330 NOBOM
[70] VRM_PHASE2_20 <<< TP325 NOBOM
[70] VRM_PHASE1_20 <<< TP326 NOBOM
[70] VRM_HGR1_20 >>> TP327 NOBOM
[70] VRM_HGR2_20 >>> TP328 NOBOM
[71] VRM_HGR3_20 >>> TP329 NOBOM
[21] PCI_CLKREQ11# >>> TP331 NOBOM





For EMI
+5V_AUX
c279 place close to MTG4
c289 place close to MTG2
c290 place close to MTG5

+VDDQ

+VDDQ



C145
100nF_X7R_16V
0402

C149
100nF_X7R_16V
0402



EMI CAP




M.2 2230



Foxconn Restricted Secret


HP RESTRICTED (HP RESTRICTED SECRET)	
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY FOXCONN	
Title PCB/EMI CAP	
Size B	Document Number
Date: Wednesday, November 09, 2016	Sheet 92 of 95
Rev A	

M2. 2280 - STORAGE



M.2 2280 (H=3.15mm)

M.2 2280 (H=2.6mm)



SI3

Foxconn Restricted Secret

HP RESTRICTED (HP RESTRICTED SECRET) THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY FOXCONN	
Title M.2 2280-3M-FT ONLY	
Size B	Document Number
Date: Wednesday, November 09, 2016	Sheet 93 of 95
Rev A	

Change List for D01

0407

P41: Correct R82 and C386 POWER to USBV_LAN which is according to HP request for USB and P52 support S5 Wakeup must use the same power. SIO1291884

P22: Add R175, R176, R177, R178 as PCB rediation ID. SIO1292039

P88: Add RT11 and C158 for D8TWR VOT thermal sensor for D8TWR only. SIO1287654

P85: Add net name MIC_RIAS_INOUT_SRL for R170. Connection is correct just adjust the naming. SIO1292070

P89: Update D8TWR PCB TEMP PN to T-D8TWR-DM1-35K-H. SIO1292076

P85: Update P131 Footprint to SHORTPAD_R151L10_DMERL2. SIO1292079

0408

P37/P83: Update C550, C554 to CHMICOM_RVY-160C8321MF11. SIO1292084

P23: Reserve R172 PD for R8DRTSR. Follow Intel Cherry Link List 0.7 requirement. SIO1292089

P23: Change R159 to 20K_1% for SSTCRSTR. Follow Intel Kabylake PDV requirement. SIO1292096

P22: Reserve R179 PD +3.3V_LPS for LPS_WAKES. Follow SIO 6PCA Feature Requirement 0.3. SIO1292100

P50: Change R146 to 4.7%. Follow SIO 6PCA Feature Requirement 0.3. SIO1292102

P77: Update J10 PN to UEA1141-Q415M-4H for black color requirement. SIO1292105

P33: Update TWM PN to INFANCON_SL89679VQ2.OPW7.40. SIO1292108

Change List for S11 and S12

0420

P89: Change PCB1 PN to 0101D0T01-35K-H for Andromeda. SIO1291872

0426

P43: Add R180, R181, R253, R324 for Option Card Detect#. SIO1292024

0427

P32: Set UI BOM to NI,NI,NI,1.1.NI,NI. Set R531 BOM to 1.1.NI,NI,1.1. SIO1292019

P39/40: Experience from Basso. Add Q2 and Q19 to avoid leakage driving back from DP related device. SIO1292008

0429

P44: Add R369, R370, R383, R384 for Front Type C PD controller MDM ID. SIO1290879

P44: NI R104. Remove OH and PD_OVP_TRIP_P1 related net. Follow Cypress Reference Circuit w7. OVP_TRIP_P1 is no longer used. This Pin has been changed to GND. SIO1290879

P22: Change R176 BOM to 1 and Change R175 BOM to NI for R54, R54A, which are PCA revision ID circuit from SIO. SIO1292039

P30: Remove R363, R362, R361, R436, R366, R365, R364, R364, which are PCA revision ID circuit from SIO. SIO1292039

0503

P41: Rename P81.2 to SMB_CLK_TTYPEC and Rename P81.6 to SMB_DAT_TTYPEC. Connection is correct just adjust the naming. SIO1292050

0504

Update Power schematic. Please refer to PWR Changelist for detail

Change Legacy IO Header from P54 Part reference to P74 and Change single COM port P52 part reference to P54. SIO1293155

P13: Refer to PWR test results. NI C558, C559, C560, C912, C913, C914, C915, C561, C562. Install C563, C564, C565, C566, C567, C557, PC661. SIO1292134

0505

P16/P21/P11: Add DP Port E connection for D4 leverage core design with D8/D6. And add test point for D8/D6. SIO1292897

P16/P18: Add colay symbol on D8R X8M3 and X8M1 for D4 leverage with D8/D6. And set BOM 1.1.1.1.NI,NI for D8/D6 DIMM slot and set BOM to NI,NI,NI,NI,1.1 for D4 DIMM slot. SIO1293108

0509

P27/P41/P51/P76/P78/P82/P84/P86: Change P74, P160, P540, P542, J31, J32, P124, D27, D23, D24, D29, D2, P23 to CCL part. SIO1293888

P15/P16/P17/P18: Update DPMV S015 PN to DMI Build component: XMM4+XMM3 + FOXCONN_AHO8827-39B10-4H and XMM3+XMM4 + FOXCONN_AHO8827-39V10-4H. SIO1293904

0510

P85: Change R329 PU power to +3.3V_LPS. SIO1287157

P21/P81/P87: Follow HP Port Map - Kabylake201605101530 to update port map. SIO1294671

0511

Update PWR Schematic. Please refer to PWR Change list for detail.

0512

P81: Change U24 and U25 to ON_KSD7504MTAG. Refer to SkyLake RSD results. SIO1295624

P80: Change P80 to FOXCONN_HL2107-CHC2D-4H. Refer to Basso results. SIO1295626

P79/P80/P81: Refer to SkyLake PNC result. Uninstall Common mode choke from Front USB3 port. Front Type C port. Rear USB3 port. Install 0ohm bypass resistor for them. SIO1295631

0513

Update PWR Schematic. Please refer to PWR Change list for detail.

P21: Add PCI_CLKREQ118 for PCI platform leverage. SIO1295993

0517

Update 0517_1700 PWR Schematic. Please refer to PWR Change list for detail.

P52: Change P72 Connector to ACES_S0185-0604C-001. SIO1297069

0518

Update 0518 PWR Schematic. Refer to PWR Change list for detail

P21: Remove redundant R618 and VCONN_P0_SF path to PCH SYS PWROK. SIO1297945

P10: Remove redundant R556 PU on CPU_DETECT#. SIO1298084

P51: Change P54 to FOXCONN_HL2107-LA81B-4H for tail length = 2.1mm request from Factory. SIO1297951

P31: Change P74 to FOXCONN_HL2107-LA81B-4H for tail length = 2.1mm request from Factory. SIO1297951

0522

P85: Set R125 BOM to "1" to fix Audio diag beep sound slight issue. SIO1295426

0523

P44: Remove R85 PU on RMSC1/RMSD4 due to duplicate PU. SIO1299442

P22: Remove OHM from UI_BF1 and BCD according to Intel review feedback. SIO1298490

P20: Change R120 and R121 to 30ohm_5% according to Intel review Feedback. SIO1298490

P46: "NI" R840 OHM to "NI" due to duplicate PU. SIO1298490

P46: NI R148. Duplicate PU on R448 according to Intel review Feedback. SIO1298490

P44: Remove R371 PU resistor for C004 and Move R947 to SIO Page. SIO1298490

P9: Add D5 and Change R103 to 1.5% to add XDP issue under Quad IO mode. SIO1298642

P32: Set UI BOM to 1.1.1.1.NI,NI. Set R531 BOM to NI,NI,NI,NI,1.1. Due to D8 series will support M.2 SSD SIO1292019

0525

Update PWR Schematic. Please refer to PWR Change list for detail.

P27/28/29/38/43/45/47/76: Change 287002-7-F to NXP_NX7002AK. SIO1301509

0526

P27: Change CROWBAR circuit follow HP request. R603 PWR change to +12V_MAIN and its divider circuit connect to SIO_12VIN. R521 PWR change to +12V_LAN and its divider circuit connect to SIO_12VSR_COMP. SIO1296502

0527

Update PWR Schematic. Please refer to PWR Change list for detail.

0531

P81: Change P27 Front Type C Port map to USB Port647. Change P26 Front USB3 port map to 445. Change P40 Port map to SATA Port3. Change P63 port map to SATA Port0. SIO134671

P9/P13/P20: Update XDP schematic. Follow Intel Kabylake R878 Merge XDP design. SIO1298642

0601

P81: Change U120 to ON_KSD7504MTAG for RSD case on D8TWR Cabled PU. SIO1303138

P44: Change R231 PCA PW cannot be read issue. SIO1302906

P81: Remove U1(3090) due to supplier confirm 3290 sample will be provided starting from S11. SIO1303141

P36: Reserve R154 for J41 Pin B12 to Clkreq#. Reserve R395 for J31 Pin B12 to Clkreq#. Reserve R397 for J32 Pin B12 to Clkreq#. Reserve R398 for J42 Pin B12 to Clkreq#. SIO1285393

0602

P52: Update PW for PCH ACES_S0185-0604C-001. SIO1297069

Change DIOSES_DMM650LDM-7 to CCL Part for 2nd source matrix. Add C195 for SLP_S4_SIO HWV. SIO1303798

P21/P26: Change P178 to PCH_R8M878 HWV. Add C195 for SLP_S4_SIO HWV. Add C195 for SLP_S3_SIO HWV. Add C195 for SLP_S4_SIO HWV. SIO1304534

0603

Update PWR Schematic. Please refer to PWR Change list for detail.

P36: Reserve R154 for J41 Pin B12 to Clkreq#. Reserve R395 for J31 Pin B12 to Clkreq#. Reserve R397 for J32 Pin B12 to Clkreq#. Reserve R398 for J42 Pin B12 to Clkreq#. SIO1295393

Update 0601_1700 PWR Schematic. Please refer to PWR Change list for detail.

0604

P21: Remove Unused PU R904, R905, R906, R907, R334, R908, R909, R935 to have more spacing for layout. SIO1304531

Change USB2.0 Common choke from INFQA_MCM2012B90008E to CHILLISIN_MCP117-900M-W2. New part is 0504 size. To have more space for layout. SIO1304544

0606

P21: Add R406, R172, C220, R334, R335, R339, R404, Q21, Q22, R403, R405, C58, C221 as isolation buffer circuit to avoid the coupling on VCCST_PWR08 and PCH_PWROK. SIO1302948

Update 0606_1100 PWR Schematic. Please refer to PWR Change list for detail.

P9: Update XDP schematic. Follow Intel Kabylake R878 Merge XDP design. SIO1298642

P10: Set R47 BOM to "NI,NI,NI,NI,1.1" due to only D4 need to use eDPI to VGA. SIO1304922

P41: Set P160 BOM to "1.1.NI,NI,1.1" due to D6 will use 2x2 SATA PWR Connector. SIO1304920

P85: Change Q14, Q2, Q19 to CCL for 2nd source qual. SIO1305210

0607

P45: Change R103 and R549 to 0 ohm resistor for S8MUS S1 testing with AV2 failure. SIO1305213

P85: Change C126, C133, C134, C135 to 10uF_XSR_16V for Rear Linestn and Front Micin. SIO1305147

P36: Change R293 to R415, R416, R418 for better layout routing. SIO1305156

0608

P45: Change R103 and R549 to 100 ohm resistor for S8MUS S1 testing with AV2 failure. SIO1305213

0612

P25: Add R419-0ohm RES but NI between X8_EXIT_HOPFF and SIO Pin92. SIO1306205

P89: Reserve C219, C222, C224 for D8TWR EMI. SIO1306387

P44: Change R231 and R392 to 1kohm_5% for C004 PW cannot be read issue. SIO1302906

0613

P21: Add R406, R172, C220, R334, R335, R339, R404, Q21, Q22, R403, R405, C58, C221 as isolation buffer circuit to avoid the coupling on VCCST_PWR08 and PCH_PWROK. SIO1302948

P78/P45: Change U4.AL45 to HPOD_LANCABLE_DET# and connect to new adding Q28, R420 and R421 for HP Request to add LAN cable detect feature. SIO1305206

P22: Add R175, R176, R177, R178 as PCB rediation ID. SIO1292039

P85: Per Consenter request feedback. Change U13.P103 Power trace from +3.3V_MAIN to +3.3V_AUX and Change R170 to AVDD_3.3. SIO1307069

P21: Remove Unused component R904, R905, R906, R907, R334, R908, R909, R335, R254, R79 to have more spacing for layout. SIO1304531

0614

Update 0611_2000 PWR Schematic. Please refer to PWR Change list for detail.

P52: Change RT10 and RT73 to R08T155-2820-23 for the latest stand off requirement on Rear Daughter Card. SIO1307220

Set D1, D28, D30 to CCL for 2nd source qual. SIO1305210

P16: Change J42 to FOXCONN_2E073117-73W2-4H. SIO1295393

0615

P34: Follow HP's request to change S8D SPI Topology. SIO S8D SPI interface is treated as 2nd flash device and follow Intel PDG for routing. SIO130815

P44: Change R392 to +5V_AUX according to Vendor review Feedback. SIO1308163

P88: Implement on board ambient sensor and reserve cable sensor Header (P128A and P128B) for Andromeda. SIO????????

0616

P43: Change R361 = 0ohm, R426 = 10K PD on Q38.G for SIO1293830

0621

P28: Change RT12 to NI for Apus. SIO1308726

P86: Change D3, D4, D35, PQ312, Q267, Q39, Q28, Q21, Q22 to CCL Part for 2nd source qual. SIO1305210

Update 0621_PWR Schematic. Please refer to PWR Change list for detail.

0622

P27: Change R603 to 11.8K_1%, R641 to 1.78K_1%, R521 to 287K_1%, R522 to 59K_1% for Updated Crowbar circuit. SIO1296502

0624

P27: Change R523 to 1k_1% SIO1296502

0626

Update PWR Schematic. Please refer to PWR Change list for detail.

0627

Change PWB PN to 0101D0T02-35K-H for S13. SIO1318959

0628

Change PWB PN to 0101D0T05-35K-H and change the description for soldermask color to Green and Silkcurem Color to White for MP. SIO1318663

P25: Remove SIO Colay symbol and footprint for MP. SIO1314602

0629

P85: Update U13 a HP product information for "C20632-312" and update Foxconn PN to 21030D050-438-H For MP. SIO13186675

Update U4 PCH PN to GLRQ270_A0,SR2M for D8/D6 MP. SIO13168677

1031

P81: Update U54 KXP_NX5P290UK for HP product information for "NX5P290UK" and update Foxconn PN to 3024A050-031-H For MP. SIO1369310

0719

Update PWR Schematic. Please refer to PWR Change list for detail.

P26: Rename SIO pin65 net name from SIO_OP1004 to HPOD_IMON_NKXTX. SIO1318015

P42: Change E23 Platform Debug Pin13 connection to SIO.PIN91 "HPOD_P0H_ID_SRL". Follow SRB 4.0. SIO1318726

0720

Change PWB PN to 0101D0T02-35K-H for S13. SIO1318959

Change U4 PCH PN to "INTEL_GLRQ270-GLQM" and BOM to "1.1.1.1.NI,NI" for S13. SIO1318958

P52: Add patch solution on HP OPT card has no display issue which is to add R435, R436 = 2.2kohm and pull-up with +3.3V_MAIN on DDPD_CTLCLK and DDPD_CTLDATA respectively. SIO1317080

Update PWR Schematic. Please refer to PWR Change list for detail.

0721

Change USB2.0 CMC main source PW to TDK_MX12110AN90012TAG. It's from 2nd source. SIO1319463

Change Display port RSD PN to DT1240-04L2-7 to merge with USB3. SIO1319465

P11: Change Legacy IO Header part reference to P75. SIO1319462

0725

Update PWR Schematic. Please refer to PWR Change list for detail.

P82: Andromeda only. Change P61 to SATA Port1 and P63 to SATA port3. SIO1315987

0726

P18/P79/P80/P81: Remove USB2.0 CMC colay Resistor to fix soldering issue. SIO1321010.

0727

P21: Install C218 to Fix PCH_R8M878 HWV issue. SIO1304534

P18: Change R151 to 22ohm and C751 to 1nF to fix M2230_CL_R788 Overshoot and Undershoot issue. SIO1321472

Add two 0hm resistor (R28, R29) on PWRQD_30MS and place close to SIO and P604 as well as one Cap (C225) reserve on PWRQD_30MS near P604 for noise on PWRQD_30MS. SIO1321579

0728

P84: Add colay footprint J842 with J42. SIO1321721

P85: Change C273 and C274 to 10uF_XSR_16V for Rear Linestn part failed on TMD+Rw20Hz. SIO1320849

Update PWR Schematic. Please refer to PWR Change list for detail.

0729

P85: Add R35 and R36 for AVDD_HP Power connection reserve. SIO1307068

0801

Update PWR Schematic. Please refer to PWR Change list for detail.

When design Pwr01, Pwr02 and Pwr03 subjects appear in the design.

0802

P5: Add instance Wording for R1, R42, R365 in HP PWR. SIO1298642

Change P54 naming to R545_CMT1 Header

Update Chipset sku in Refid file for R420 series

0803

P36: R427 NI, R154 I for x16 J41 CLKREQ# to B12. SIO1311029 and SIO1295393

P83: R430 NI, R395 I for x1 J31 CLKREQ# to B12. SIO1311029 and SIO1295393

P83: R431 NI, R397 I for x1 J32 CLKREQ# to B12. SIO1311029 and SIO1295393

P83: R431 NI, R398 I for x4 J42 CLKREQ# to B12. SIO1311029 and SIO1295393

P14/P13/P28/P39: Change R1, R2, R15, R21, R49 PW to PWRXK_310-H81-02800 from 2nd source. SIO1323699

0804

Update PWR Schematic. Please refer to PWR Change list for detail.

0805

Update PWR Schematic. Please refer to PWR Change list for detail.

P80/P81: NI R570, R569, R567, R568, R565, R566, R563, R564, R741, R762, R751, R750, R753, R752, R754, R755 and Install L59, L58, L57, L56, L29, L30, L31, L32. for RF 2.4GHz and 5GHz performance for front USB1 and Type C port. SIO1324891

0808

P85: Change R36 to "1" and R35 to "NI" for 0805 HP request to change Codec Pin30 to +3.3V_MAIN Path. SIO1307068

0810

P36: R427 I, R154 NI for x16 J41 CLKREQ# to PRESENTE PIN. SIO1311029 and SIO1295393

P83: R430 I, R395 NI for x1 J31 CLKREQ# to PRESENTE PIN. SIO1311029 and SIO1295393

P83: R431 I, R397 NI for x1 J32 CLKREQ# to PRESENTE PIN. SIO1311029 and SIO1295393

P83: R431 I, R398 NI for x4 J42 CLKREQ# to PRESENTE PIN. SIO1311029 and SIO1295393

P42: Change R254 to 68ohm to fix TPM SPI Clock without enough margin on D8/D4 P8R testing and failed P8R results on D6. SIO1326346

P20: Change R840 BOM from NI to I for XDP/CCT support. SIO1326396

Update PWR Schematic. Please refer to PWR Change list for detail.

P45: Change UI0 Lan Chip PN to MG1219LM[SLK3] for S13 Build. SIO1326375

0830

P81: Reserve D6 KXP_PTVS20VSLUR TVS # NXP3290 Output for surge protect. SIO1325995

P81: Change C190, C196 to 10uF_XSR_16V to support higher voltage when surge happened. SIO1325995

P81: Change C425 to 100nF_X7R_50V to support higher voltage when surge happened. SIO1325995

P81: Change C193, C194 to 10uF_XSR_16V to support higher voltage when surge happened. SIO1325995

P81: Change C192 to 100nF_X7R_50V to support higher voltage when surge happened. SIO1325995

0901

Delete R88, R29 series 0hm resistor and short the net directly. SIO1323579.

P26: Change Board Revision ID to "10" for PVT1. R175 Install: R176 NI; R177 NI; R178 Install. SIO1334054.

0902

P89: Change PCB PN to 0101D0T03-35K-H for PVT. SIO1334326

P34: Change R254 to 0ohm. SIO1326346

0908

P89: Add C140 and C173 for PWDOWN and PMSHNC respectively. SIO1332631

P89: Reserve C177 and C182 for PCH_CPU_TRIGGER_IN and CPU_CPU_TRIGGER_OUT respectively. SIO1332631

P89: Add C185 and C229 stitching CAP for Moat Crossing of PWDOWN, PMSHNC, PCH_CPU_TRIGGER_IN and CPU_CPU_TRIGGER_OUT. SIO1332631

P23: Delete R316 and R367 and U4.P39, U4.P43 short to GND directly. Follow Intel CWR 1.0. SIO1335615

0909

P89: Add Colay Symbol and footprint for SIO15 New part but NI. SIO1332648

Update PWR Schematic. Please refer to PWR Change list for detail.

0912

P88: Remove P128 and R100. PVT/KEP/MP will be no longer to support Cabled Ambient Sensor. SIO1287654

0913

Change PN:BAT54C-7-F, PN:BAT54A-7-F, D6 Location, PN:NX7002AK, PN:DMN650SLDM-7, PN:P8503BMG, PN:P85071R04-7-F, PN:P85071R04-7-F, Header R18 to Non-CCL Part. SIO1347591

0914

P89: NI C140, C173. SIO1332631

Update PWR Schematic. Please refer to PWR Change list for detail.

0919

P41: Change C441 to RUBYCON_1621M470MFC08X11.5 which is higher performance due to thermal issue. SIO1348712

Update PWR Schematic. Please refer to PWR Change list for detail.

P84: NI J42. Install U54 KXP_NX5P290UK for HP product information for "NX5P290UK" and update Foxconn PN to 3024A050-031-H For MP. SIO1369310

P36: R427 NI, R154 I for x16 J41 CLKREQ# to B12. SIO1311029 and SIO1348750

P83: R430 NI, R395 I for x1 J31 CLKREQ# to B12. SIO1311029 and SIO1348750

P83: R431 NI, R397 I for x1 J32 CLKREQ# to B12. SIO1311029 and SIO1348750

P83: R431 NI, R398 I for x4 J42 CLKREQ# to B12. SIO1311029 and SIO1348750

0920

NI11 Install D6 KXP_PTVS20VSLUR TVS # NXP3290 Output for surge protect. SIO1325995

P26: NI R153 and Keep PR820 "1" due to double PU on PWR_IN8/HPOD_P0H_ID_STATUS. SIO1349113

0921

Update PWR Schematic. Please refer to PWR Change list for detail.

0922

Update PWR Schematic. Please refer to PWR Change list for detail.

0923

Update PWR Schematic. Please refer to PWR Change list for detail.

0924

Update PWR Schematic. Please refer to PWR Change list for detail.

0925

Update PWR Schematic. Please refer to PWR Change list for detail.

0926

Update PWR Schematic. Please refer to PWR Change list for detail.

0927

Update PWR Schematic. Please refer to PWR Change list for detail.

0928

Update PWR Schematic. Please refer to PWR Change list for detail.

0929

Update PWR Schematic. Please refer to PWR Change list for detail.

0930

Update PWR Schematic. Please refer to PWR Change list for detail.

0931

Update PWR Schematic. Please refer to PWR Change list for detail.

0932

Update PWR Schematic. Please refer to PWR Change list for detail.

0933

Update PWR Schematic. Please refer to PWR Change list for detail.

0934

Update PWR Schematic. Please refer to PWR Change list for detail.

0935

Update PWR Schematic. Please refer to PWR Change list for detail.

0936

Update PWR Schematic. Please refer to PWR Change list for detail.

0937

Update PWR Schematic. Please refer to PWR Change list for detail.

0938

Update PWR Schematic. Please refer to PWR Change list for detail.

0939

Update PWR Schematic. Please refer to PWR Change list for detail.

0940

Update PWR Schematic. Please refer to PWR Change list for detail.

0941

Update PWR Schematic. Please refer to PWR Change list for detail.

0942

Update PWR Schematic. Please refer to PWR Change list for detail.

0943

Update PWR Schematic. Please refer to PWR Change list for detail.

Change List for PV2

P89: Change PCB PN to 0101D0T04-35K-H for PVT2. SIO1351897

P29+P76: Move the PWR LRD and RSD LRD circuit from core design to page76 and change R111 to 2.87kohm and R143 to 3.9kohm for SID request for SID LED brightness issue. SIO1365766

Update PWR FLOW

1026

P20: NI R175 and Install R176 for PV2 PCA Revision ID=11. SIO1368197

Change List for MP

1027

P34: Change UI9 and U68 to SMD type for MP. SIO1351859

P20: Change PCA revision ID to "00" for MP. R178 NI, R177 I, R176 NI, R175 I. SIO1351874

P9: Change XDP header P4 Footprint to "HNS2X30C2_MVR_MP" for MP. SIO1351889

